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Abstract
Singular Value Decomposition Based Pipeline Architecture for MIMO Communication
Systems
Yue Wang
Advisor: Prawat Nagvajara, Ph.D.
Jeremy Johnson, Ph.D.
This thesis presents a design, implementation and performance benchmark of custom
hardware for computing Singular Value Decomposition (SVD) of the radio communica-
tion channel characteristic matrix. Software Defined Radio (SDR) is a concept in which
the radio transceiver is implemented by software programs running on a processor. SVD
of the channel characteristic matrix is used in pre-coding, equalization and beamforming
for Multiple Input Multiple Output (MIMO) and Orthogonal Frequency Division Modula-
tion (OFDM) communication systems (e.g., IEEE 802.11n). Since SVD is computationally
intensive, it may require custom hardware to reduce the computing time. The pipeline pro-
cessor developed in this thesis is suitable for computing the SVD of a sequence of 2 
2 matrices. A stream of 2 2 matrices is sent to the custom hardware, which returns the
corresponding streams of singular values and unitary matrices. The architecture is based on
the two sided Jacobi method utilizing COordinate Rotation Digital Computer (CORDIC)
algorithms. A 22 SVD prototype was implemented on Field-Programmable Gate Array
(FPGA) for SDR applications. The 2 2 SVD prototype design can output the singular
values and the corresponding unitary matrices in pipeline while operating at a data rate
of 324 MHz on a Virtex 6 (xc6vlx240t-lff1156) FPGA. The prototype design consists of
fifty-five CORDIC cores which takes 32 percent of availabe logic on the FPGA. It achieves
the optimal pipeline rate equaled to the maximum hardware clock rate. The depth of the
pipeline (latency) is 173 clock-cycles for 16-bit data hardware. The proposed architecture
provides performance gains over standard software libraries, such as the ZGESVD function
xof Linear Algebra PACKage (LAPACK) library, which is based on Golub-Kahan-Reinsch
SVD algorithm, when running on standard processors. The ZGESVD function of LAPACK
implemented in Intel’s Math Kernel Library (MKL) will achieve a projected data rate of
40 MHz on a 2.50 GHz Intel Quad (Q9300) CPU. The pipeline SVD hardware bandwidth
equals the clock frequency and the data rate can reach 324 MHz on the ML605 board (Vir-
tex 6 xc6vlx240t). The proposed architecture also has the potential to be easily extended
to solve 44 SVD problems used in pre-coding and equalization schemes. The proposed
algorithm and design have better performance for small matrices, even though the general
timing complexity is n2 when compared to nlog(n) complexity of Brent-Luk-Van Loan
(BLV) systolic array using non-pipeline 2 2 processors. The performance gain of the
proposed design is at the cost of increased circuit area.

11. Introduction
Rapid prototyping of Software Defined Radio (SDR) requires a flexible development
platform whose architecture may include computer system components (processor, mem-
ory and interfaces) matched with reconfigurable hardware such as Field Programmable
Gate Array (FPGA). SDR is a concept in which the radio transceiver is implemented in
software running on a processor. In SDR development, special-purpose hardware is used
for improving performance of computationally intensive algorithms and for meeting the
performance and power constraints of the radio transceiver. FPGA offers flexibility in
special-purpose hardware development, since design modification can be achieved by re-
configuring the FPGA.
Singular Value Decomposition (SVD) of the channel characteristic matrix is used in
pre-coding, equalization and beamforming for Multiple Input Multiple Output and Orthog-
onal Frequency Division Modulation (MIMO and OFDM) communication systems (e.g.,
IEEE 802.11n). Pre-coding schemes of MIMO and OFDM systems require complex Sin-
gular Value Decomposition (SVD) which is computationally intensive [4]. In pre-coding
schemes of MIMO and OFDM systems used in practice, the size of the matrices is either
22 or 44, while existing software algorithms and hardware architectures are developed
for general (nn) SVD problems. It is possible, therefore, that the performance can be
improved when a custom hardware is used for computing SVDs of the pre-coding schemes
in 22 or 44 MIMO and OFDM systems. Moreover, since SVD is computationally
intensive, it may require custom hardware to reduce the computing time. The hardware
developed in this thesis is suitable for computing the SVD of a sequence of 2 2 matrices.
The hardware can also be extended for computing SVDs of 44 matrices.
A stream of the matrices is sent to the custom hardware by software. The custom
hardware returns the corresponding stream of singular values and unitary matrices. The
2hardware computes SVDs based on the two sided Jacobi SVD method utilizing Coordinate
Rotation Digital Computer (CORDIC) hardware cores (fixed-point integer calculation).
The pipeline-architecture-supported CORDIC cores is suitable for such stream processing.
Therefore, SVD hardware hardware provides the opportunity for a significant performance
gain over the traditional SVD computed by software.
1.1 Contribution of the Thesis
This thesis reports on a pipeline architecture for 22 SVD used in the pre-coding
schemes of MIMO and OFDM systems. The proposed hardware architecture is for Soft-
ware Defined Radio (SDR) applications. In SDR boards such as Wireless Open Access Re-
search Platform (WARP) from Rice University, a Field-Programmable Gate Array (FPGA)
is used[20]. To reduce cost, the SVD architecture can also be implemented on FPGA. The
architecture shown in Figure 1.1 is suitable for computing the SVD of 22 and 44 matri-
ces. The Main Control Unit (MCU) streams the input data from memory to the 22 SVD
hardware, which returns a stream of the singular values and corresponding unitary 22
matrices. When solving 44 SVD problems, the MCU iterates a sequence of predefined
22 blocks along the iteration and sweep data path (shown in Figure 1.1) until the final
result converges.
An implementation of an SVD hardware for 22 matrices over complex fixed-point
signed fraction data, based on the two sided Jacobi SVD algorithm, is presented. It uses
pipeline-architecture-supported CORDIC cores that are suitable for streamed data process-
ing. The hardware can compute one SVD per clock cycle. A prototype was implemented
on FPGA development boards (Xilinx XUPV5, ML605, and Digital Reconfigurable Com-
puting RPU110-L200). The 22 SVD prototype consists of 55 CORDIC cores. It achieve
the optimal pipeline rate with a 173 clock-cycles latency for 16-bit data design (1Q15 fixed-
point input format). The pipeline SVD hardware bandwidth equals the clock frequency. On
3MCUMEMORY
SVD
Processor
Data In Data Out
Iteration and Sweep Data Path for 4x4 SVD
Data Path for 2x2 SVD
Figure 1.1: Proposed SVD-based Processor for Pre-coding Schemes in MIMO Systems
the ML605 board (Virtex 6 xc6vlx240t), a data rate of 324 MHz is attainable. The proposed
architecture provides a performance gain over standard software approaches, such as the
ZGESVD function of Linear Algebra PACKage (LAPACK) SVD for computing (House-
holder Reflection followed by QR). On a 2.50 GHz Intel Quad CPU (Q9300), the ZGESVD
function of LAPACK implemented in Intel’s Math Kernel Library (MKL) will achieve 40
MHz bandwidth data rate in solving a 5200 22 matrices.
The prototype design can be extended to solve 44 SVD problems in MIMO systems.
Additional hardware is needed for row and column access during iterative stages to achieve
nearly a optimal data rate.
1.2 Thesis Overview
Chapter 2 introduces the pre-coding and equalization schemes of MIMO and OFDM
systems for Software Defined Radio (SDR), in particular, the IEEE 802.11n standard. It
also provides a general overview of why SVD is needed for pre-coding schemes of MIMO
4communication systems.
Chapter 3 reviews complex SVD and discusses common algorithms for performing
SVD in software and hardware. The two sided Jacobi algorithm, feasible for pipelining, is
presented in detail.
Chapter 4 discusses the requirements and limitations of the algorithms from Chapter 3
for hardware implementation. A SVD design prototype for FPGA is developed. Chapter 5
provides verification and benchmark results for the prototype.
Chapter 6 presents the conclusion of the thesis, where the advantages and disadvantages
of the proposed SVD architecture are discussed. Finally, future work is discussed.
52. Motivation
The motivation for the pipelined computation of complex Singular Value Decomposi-
tions (SVDs) for small matrices (22 or 44) is discussed in this Chapter. The algorithm
used and proposed design in this thesis target the SVD-based MIMO communication sys-
tems.
Rapid prototyping of Software Defined Radio (SDR) requires a flexible development
platform whose architecture may include a computer system (processor, memory and in-
terfaces) and reconfigurable hardware such as Field Programmable Gate Arrays (FPGA).
SDR is a concept in which baseband processing and networking are implemented by soft-
ware programs running on a processor. An example of the SDR hardware is the Wireless
Open Access Research Platform (WARP) from Rice University [20]. In SDR development,
design exploration of special-purpose hardware is of interest. Specifically, it is beneficial
to identify alternatives for improving performance of computationally intensive algorithms
and meeting the performance and power constraints of the radio transceiver. FPGA pro-
vides flexibility in special-purpose hardware development [20].
Multiple Input Multiple Output (MIMO) is a smart antenna technology that uses an-
tenna arrays for the transmitter and receiver. MIMO systems use multiple inputs and mul-
tiple outputs from a single channel [21]. MIMO increases channel capacity by transmit-
ting multiple data streams over one frequency. With Spatial Multiplexing, the spatial data
throughput of the channel is increased. Alternatively, MIMO system can provide Spatial
Diversity, which improves signal quality by transmitting redundancy, e.g., using Alamouti
Space-Time code. Spatial multiplexing is suitable for near-field communication and spatial
diversity for far-field communication. With higher spectral efficiency and reduced fading,
a MIMO system is able to increase link range and data throughput of the communica-
tion without additional power and bandwidth [2, 21]. Figure 2.1 is an illustration of 22
6MIMO system [21]. The MIMO standards include WLAN IEEE 802.11a/b/n, WiMAX
IEEE 802.16-2004, WiMAX IEEE 802.16e, 3GPP Release 7, 3GPP Release 8 (LTE) stan-
dards [21].
Figure 2.1: MIMO System [21]
Orthogonal Frequency Division Multiplexing (OFDM) is a Frequency Division Multi-
plexing (FDM) scheme utilized as a digital multi-carrier modulation method. Multi-carrier
modulation divides a broadband channel into narrowband sub-channels. As shown in Fig-
ure 2.2, OFDM uses a large number of closely-spaced orthogonal narrowband sub-carriers
instead of a single wideband carrier to transport data. The data is divided into several par-
allel data streams or channels, one for each sub-carrier. In an OFDM system, as shown in
Figure 2.3, a single data-stream is transmitted over lower data rate sub-carriers as a coded
quantity at each frequency carrier in the same bandwidth. OFDM is very easy and efficient
in dealing with multi-path. OFDM is robust against narrowband interference and frequency
selective fading. Incorporated with MIMO, OFDM is a promising technology for higher
capacity multi-hop networks [4, 21, 19].
7Figure 2.2: FDM vs. OFDM [19]
Figure 2.3: OFDM Illustration [19]
2.1 SVD-based MIMO Communication Systems
In SVD-based MIMO-OFDM communication systems, SVD of 2 2 (or 4 4) com-
plex matrices are periodically computed. For instance, in the IEEE 802.11n standard, the
receiver computes fifty-two 22 SVDs in a maximum of 20 microseconds.
8A general channel model can be described by Equation 2.1.
r = Hs+n (2.1)
where s is the sent signal, r is the received signal, H is the channel attenuation and n is the
noise in the channel. These signals are vectors whose components are the sent and received
modulation symbols, a component for each antenna. These symbols are complex number
when using modulation modes such as Quadrature Amplitude Modulation (QAM). H is a
matrix whose elements are complex number, attenuations of both magnitude and phase.
For instance, in a 2  2 antenna constellation with 2 transmitter antennas and 2 receiver
antennas (used in WLAN IEEE 802.11n, and 3GPP Release 8), the channel characteristic
matrix H is 22. Other antenna constellations used in the WiMAX and 3GPP standards
include 22 and 44 systems. A time-invariant channel model is achieved by estimating
H periodically using a pre-defined training sequence transmitted between the transmitter
and the receiver. The received signal at the receiver antenna is expressed in terms of the
components of H, e.g., in a 2  2 system, r1 = h11s1+h12s2+n1 and r2 = h21s1+h22s2+
n2. Separation of the components of s into the corresponding components of r is done by
pre-coding and equalization techniques based on SVD.
Adaptive Beamforming is used to create the radiation pattern of an antenna array that
adjusts to the scenario in real time. The amount of power (gain) of the signals transmitted
at the antennas are controlled by a pre-coding schemes corresponding to the equalization
schemes at the receiver. The scattering MIMO channel matrix is converted to parallel
Single Input Single Output (SISO) sub-channels. Such technique will improve Signal-to-
noise ratio (SNR) and reduce Bit Error Rate (BER) [4].
92.1.1 IEEE 802.11n MIMO System
MIMO systems such as 802.11n with OFDM require 22 or later 44 antenna con-
stellation. With the IEEE 802.11n standard, the channel matrix, H has 64 sub-carriers. It
forms a decoupled 128128 matrix with 64 decoupled 22 sub-matrices on the diago-
nal. A simple parallel or stream processor is required to perform SVD of the fifty-two 22
sub-carrier matrices for pre-coding and equalization schemes of beamforming [4].
2.1.2 SVD-based Pre-coding scheme
Pre-coding consists of all spatial processing that occurs at the transmitter to maximize
the signal power at the receiver input. The system requires the knowledge of the channel
state information (CSI) at the transmitter [7, 15].
For system with Nt transmitter antennas and Nr receiver antennas, the singular value
decomposition of a matrix H (NrNt) 2 Cmn can be expressed as the factorizations of
three matrices shown in Equation 2.2.
H =USVH (2.2)
where U 2 Cmm and V 2 Cnn are unitary (UHU = I and VHV = I ). S 2 Rmn is the
diagonal matrix with the singular values of HHH, si, arranged in decreasing order.
SVD-based pre-coding techniques make use of the fact that a column of V is an eigen-
vector of HHH, which corresponds to an Eigenmode of the communication channel. (For
instance, singular value si defines the quality of the ith Eigenmode). The pre-coding tech-
nique transmits the matrix-vector product, V  s, which is called pre-processing. The re-
ceived signal is as shown in Equation 2.3.
r = HVs+n (2.3)
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The classical SVD-based equalization technique to separate r into Eigenmodes is by
multiplyingUH with r as shown in Equation 2.4, which is called post-processing.
y=UHr = Ss+UHn (2.4)
Equation 2.4 can be rewritten as Equation 2.5.
yi = disi+ni; i= 1; : : : ;Nr (2.5)
The multiplication of V and U does not change the calculation of the BER because since
they are unitary. Therefore, the performance analysis is similar to the parallel SISO com-
munication systems. Figure 2.4 is the illustration of the SVD-based pre-coding scheme.
S/P IFFT FFT P/S
SVD
ProcessorFeedback
V
s c
H
U H
r y
Figure 2.4: SVD-based Pre-coding Scheme for MIMO Systems
Assume that the SVD will be performed upon the reception of the Request to Send
(RTS) packet, and the result has to be ready for the Clear to Send (CTS) transmission in
order to feedback to the transmitter the V matrices. The SVD computation time is limited
by the Short Inter-Frame Spacing (SIFS) which is the small time interval between the data
frame and its acknowledgment. For example, SIFS is 20 microseconds for IEEE 802.11n
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standard. This time constraint sets a minimum data processing rate requirement of 50 MHz
on the SVD operation per sub-carrier in the IEEE 802.11n standard.
Other SVD-based equalization techniques include zero-forcing and Minimum-Mean
Square Error (MMSE) equalization [4].
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3. Singular Value Decomposition (SVD)
Definitions, properties and algorithms for Singular Value Decomposition (SVD) are
discussed in this chapter.
3.1 Definition of SVD
The SVD of a matrix A 2 Cmn (m > n) can be expressed as a factorization into the
three matrices shown in Equation 3.1.
A=USVH (3.1)
U 2Cmm and V 2Cnn are unitary, that is, UHU = I and VHV = I. U is the collection
of the Eigenvectors of AAH , and V is the is the collection of the Eigenvectors of AHA.
S 2 Rmn is a diagonal matrix with non-negative elements si in the diagonal. si is the
singular value of both AHA and AAH , therefore, si si and si si are both equal to the
corresponding eigenvalue, ei, of AHA and AAH . Since si is real, si is considered to be the
square root of the corresponding eigenvalue, ei [9].
3.1.1 Properties of SVD
In the singular value matrix, S, the si are arranged in a decreasing order by definition,
however, the order can be arranged by permutation. Let Pl and Pr be permutation matrices
where Pl 2 Rmm and Pr 2 Rnn, Equation 3.1 can be written as Equation 3.2.
A= (UPTl )(PlSPr)(P
T
r V
H) (3.2)
Equation 3.2 will permute U by column, VH by row, and S by both column and row.
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Equation 3.1 can also be written as Equation 3.3.
AV = SU (3.3)
Figure 3.1: Singular Value Decomposition
Figure 3.2: SVD Characteristics [14]
LetU = [u1;u2; :::;ui; :::;um], S= diag(s1;s2:::;si; :::;sn) andV = [v1;v2; :::;vi; :::;vn].
As si is the ith singular value of A, and ui and vi are the left and right singular vectors
corresponding to si [11]. This property is shown in Figure 3.1. Let V be the collection of
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basis vi that can be spanned into a row space,V=Cmm, and U be the collections of basis
ui that can be spanned into a column space of U =Cnn. According to Equation 3.3, any
vector in V can be mapped into a vector in U, where A is the mapping function of vi to ui
and si is the scaling factor of ui. A 22 example of this property is graphically shown in
Figure 3.2, where [e1;e2] is the identity matrix I.
A example illustrating this property is provided by the MATLAB function eigshow(A),
[18]. [x, y] is considered to be any real vector inV, [Ax, Ay] in U can be linearly expressed
by [x,y]. Figure 3.4 is a simple real example where A is shown in Equation 3.4.
2641 3
2 4
375 (3.4)
Figure 3.3: Sizes of Matrices in SVD [16]: a) m = n, b) m > n, c) m < n
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Figure 3.4: SVD Mapping Characteristics (eigshow function from MATLAB)
Figure 3.3 shows the three cases of the relationships of m and n and the corresponding
characteristics of U, A, V and S. For matrix A is mn, and U and V are the left and right
singular vectors, S is the singular matrix. If A is a square matrix, then U, V and S are
square matrices. This case is generally assumed in previous work reviewed in Section 3.2.
if m > n, there are two possible cases. If U is a square matrix with redundant columns X,
S will have more rows than columns with additional 0 rows. If the dimension of U is same
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as A, then S is a square matrix. If m < n, S is larger square matrix than the number of si
with additional rows and columns filled with 0s. U is orthogonal rectangular matrix with
redundant columns X [16].
For m > n, the dimension of each matrix of the second case is shown in Figure 3.5,
where r is the rank. The product of SU is the same as A, and V is n n, which is of the
same size as the implicit matrix M = AHA. Figure 3.6 shows the result of rank reduction of
r which is smaller than n. These properties are used in image compression.
Figure 3.5: Matrix Sizes of SVD when m > n [14]
3.2 Previous Work on SVD Hardware
The cyclic Jacobi algorithm was originally proposed by Forsythe and Henrici in the
1960s [8]. Performing SVD computation with CORDIC was proposed by Cavallaro and
Luk [5]. In 1983, the Brent-Luk-Van Loan (BLV) systolic array was proposed for general
nn matrices with a time complexity of O(m + nlog(n)) and hardware complexity of O(n2)
processors [3]. Ahmedsaid reduced the hardware complexity toO(n
2
2 ) processors [1]. Yang
et. al. had proposed the Two Plane Rotation (TPR) to perform 22 SVDs and to rotate the
17
Figure 3.6: Matrix Sizes of SVD with reduced rank when m > n [14]
input matrix [23]. Ma et. al had implemented the systolic array in FPGA [17].
The one-sided Jacobi algorithm or Hestenes-Jacobi Method was proposed for streaming
SVDs with TPR by MIT Laboratory of Computer Science lab [22].
The two-sided Jacobi algorithm was also used to solve SVDs of a quaternion matrix by
Bihan and Sangwine [16].
The algorithm used in this thesis follows the algorithm proposed for complex SVDs
by Hemkumar [11]. Hsiao and Delosme proposed to use multidimensional CORDIC algo-
rithms in BLV systolic array for both real and complex matrices [12].
Researchers have recently been interested in solving SVD problems in MIMO and
OFDM system [24, 4].
Most previous work was for general nn matrices using the BLV systolic array, where
the matrix size, n, tends to be a large number. All of the previous work did not provide
a pipeline architecture for computing the unitary vectors (U and V) that correspond to the
singular values.
3.3 SVD Algorithms
This section reviews SVD algorithms used in LAPACK and hardware solutions.
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3.3.1 Golub-Kahan-Reinsch SVD Algorithm
The Golub-Kahan-Reinsch SVD algorithm implemented in LINPACK/LAPACK and
used in MATLAB, is the most used algorithm for the software computation of SVD in
a uniprocessor system [9]. The algorithm first uses Householder bi-diagonalization to
bi-diagonalize the original matrix. Then the result is iteratively diagonalized. The time
complexity of Golub-Kahan-Reinsch SVD algorithm is O(mn2). The space complexity is
O(n2) processors in the terms of a two-dimensional processor array [22, 11]
3.3.2 Two-Sided Jacobi Algorithm
This subsection introduces the two-sided Jacobi Algorithm for SVD. The algorithm was
used by Hemkumar [11]. The algorithm uses unitary transformation and Givens rotation.
Unitary Transformation
Complex unitary matrix, Ru, is in the form of Equation 3.5. Ru can be used to transfer
the complex values of any two elements in Equation 3.5 to real.
Ru =
264eiqa 0
0 eiqb
375 (3.5)
By pre-multiplying and post-multiplying the matrix in Equation 3.5, the phase angles of a
complex 22 matrix can be manipulated. This multiplication is a unitary transformation.
264eiqa 0
0 eiqb
375
264Aeiqa Beiqb
Ceiqc Deiqd
375
264eiqg 0
0 eiqd
375
=
264Aei(qa+qa+qg ) Bei(qb+qa+qd )
Cei(qc+qb+qg ) Dei(qd+qb+qd )
375
(3.6)
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By assigning proper values to qa , qb , qg , and qd in Equation 3.6, different phase manipu-
lations on the elements of an arbitrary complex 22 matrix can be achieved. The unitary
R transformations are used as shown in Equation 3.7 and 3.8.
264eiqa 0
0 eiqa
375
264Aeiqa Beiqb
Ceiqc Deiqd
375
264eiqb 0
0 e iqb
375
=
264 A B
Cei(qc qa) Dei(qd qb)
375
where qa = (qb+qa)2 , qb =
qb qa
2
(3.7)
264eiqa 0
0 eiqa
375
264Aeiqa Beiqb
Ceiqc Deiqd
375
264eiqb 0
0 e iqb
375
=
264Aei(qa qc) Bei(qb qd)
C D
375
where qa = (qd +qc)2 , qb =
qd qc
2
(3.8)
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Givens Rotation
To zero (eliminate) a selected off-diagonal element in a matrix, Givens rotations can be
used. Orthogonal G(i,k,q ) is shown in Equation 3.9.
G(i;k;q)
2666666666666666664
1 : : : 0 : : : 0 : : : 0
... . . .
...
...
...
0 : : : c : : : s : : : 0
...
... . . .
...
...
0 : : :  s : : : c : : : 0
...
...
... . . .
...
0 : : : 0 : : : 0 : : : 1
3777777777777777775
(3.9)
where c = cos(q ) and s = sin(q ). Pre-multiplication a matrix, A, by G(i;k;q)T will result
in a counterclockwise rotation of q radians in the (i, k) coordinate plane, which means that
the ith and jth rows will be rotated as column vectors.
Let x be a column vector in A. Let y = G(i;k;q)T x, then the result is shown in Equation
3.10.
y j =
8>>>>>><>>>>>>:
cxi  sxk j = i;
sxi+ cxk j = k;
x j j 6= i;k:
(3.10)
If yk is required to be forced to zero, c and s will be set to:
8>><>>:
c= xip
x2i +x
2
k
s=  xkp
x2i +x
2
k
(3.11)
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The rotate angle, q , can be determined as tan 1(xkxi ) degree clockwise, therefore, it is neg-
ative counterclockwise rotation. A simple 22 real example of Givens rotation that does
not force element to be zero is given below. Using A in Equation 3.4 as column vectors to
perform 90 left rotation will give Equation 3.12.
264c p2  s p2
s p
2
c p
2
375
2641 3
2 4
375=
264 2  4
1 3
375 (3.12)
The rotation is shown in Figure 3.7.
Figure 3.7: Column Givens Rotation
If the Givens rotation matrix is post-multiplying matrix A, A is considered as row vec-
tors. With the same A from Equation 3.4 performing a 90 left rotation, the result is Equa-
tion 3.13: 2641 3
2 4
375
264 c p2 s p2
 s p
2
c p
2
375=
264 3 1
 4 2
375 (3.13)
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The rotation is shown in Figure 3.8.
Figure 3.8: Row Givens Rotation
Two-Sided Jacobi Algorithm for 22 SVD
The purpose of the Jacobi method is to reduce the quantity of the norm of the off-
diagonal elements. The two-sided Jacobi rotation is Givens rotations on both the left and
right side of the original matrix. The two-sided Jacobi Algorithm for SVD, originally
proposed by Forsythe and Henrici, is the most efficient in a parallel hardware system [8].
The same algorithm used for complex 22 SVD processor by Hemkumar is used in
this thesis, while the proposed architecture can be viewed as an unfolded version of Hemku-
mar’s architecture [11].
A summary of the two-sided Jacobi Algorithm is shown in Table 3.1. Details of the
algorithm are given in Equations 3.14 through 3.22.
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Step Purpose Equation
1 Convert Rectangular Notation to Polar 3.15
2 Convert the Second Row to be Real 3.16
3 Zero A(2,1) with Givens Rotation 3.17
4 Convert the First Row to be Real 3.18
5 Zero A(1,2) with the Two Sided Jacobi Rotations 3.19
Table 3.1: Summary of the Two Sided Jacobi Algorithm for 22 SVD
The 22 matrix A is given in rectangular notations as shown in Equation 3.14.
A=
264(ar;ai) (br;bi)
(cr;ci) (dr;di)
375 (3.14)
Equation 3.14 is transformed into polar notation as shown in Equation 3.15. Polar
notation can also be transformed into Equation 3.14 as shown in Equation 3.15.
264
q
a2r +a2i e
itan 1( aiar )
q
b2r +b2i e
itan 1( bibr )q
c2r + c2i e
itan 1( cicr )
q
d2r +d2i e
itan 1( didr )
375=
264Aeiqa Beiqb
Ceiqc Deiqd
375
264(A  cos(qa);A  sin(qa)) (B  cos(qb);B  sin(qb))
(C  cos(qc);C  sin(qc)) (D  cos(qd);D  sin(qd))
375=
264(ar;ai) (br;bi)
(cr;ci) (dr;di)
375
(3.15)
Perform unitaryR transformation to convert the elements of the second row of Equation
3.15 to real values as shown in Equation 3.16.
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264eiqa 0
0 eiqb
375
264Aeiqa Beiqb
Ceiqc Deiqd
375
264eiqg 0
0 eiqd
375
=
264Aeiqa0 Beiqb0
C D
375
where qa = qb = 
qd +qc
2
qg = qd =
qd qc
2
(3.16)
Perform two-sided Jacobi rotations on the result of Equation 3.16 to change A(2, 1) to
zero as shown in Equation 3.17.
264cqf  sqf
sqf cqf
375
264Aeiqa0 Beiqb0
C D
375
264 cqy sqy
 sqy cqy
375
=
264Weiqw Xeiqx
0 Z
375
where qf = 0, and qy = tan 1(
C
D
)( p  qy  p)
(3.17)
Perform unitary R transformation again to convert the elements of the first row of the
result of Equation 3.17 to real values as shown in Equation 3.18.
25
264eiqx 0
0 eiqh
375
264Weiqw Xeiqx
0 Z
375
264eiqz 0
0 eiqw
375
=
264W X
0 Z
375
where
qx = 
(qx+qw)
2
;
qh = qz =
qx+qw
2
;
qw =
qw qx
2
:
(3.18)
Perform two-sided Jacobi rotations on the result of Equation 3.18 to change A(1, 2) to
zero as shown in Equation 3.19.
264cql  sql
sql cql
375
264W X
0 Z
375
264 cqr sqr
 sqr cqr
375
=
264P 0
0 Q
375
where tan(ql+qr) = (
X
Z W )
tan(ql qr) = (
X
Z+W
)
(3.19)
The result of Equation 3.19 is the singular value matrix S. The multiplication result
of all pre-multiplying matrices of A from Equation 3.16 to Equation 3.19 will give UH as
shown in Equation 3.20.
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UH =
264cl  sl
sl cl
375
264eiqx 0
0 eiqh
375
264eiqa 0
0 eiqb
375 (3.20)
The multiplication results of all post-multiplying matrices of A from Equation 3.16 to
Equation 3.19 will give V as shown in Equation 3.21.
V =
264eiqg 0
0 eiqd
375
264 cy sy
 sy cy
375
264eiqz 0
0 eiqw
375
264 cr sr
 sr cr
375 (3.21)
The final result of the algorithm is a permutation of Equation 3.1.
UHAV = S=
264P 0
0 Q
375 (3.22)
For the singular value matrix, S, it is not guaranteed that P is grater than Q. The normal-
ized SVD (NSVD) algorithm used by Brent et. al. can be used to exchange P and Q if
needed [3]. Equation 3.2 can also be used to permute P and Q. The third technique for
the order correction is obtained by using (ql + p2 ) and (qr +
p
2 ) instead of ql and qr in
Equation 3.19.
22 SVD Example
A 2  2 example is given from Equation 3.23 to 3.33.
A is as shown in Equation 3.23.
A=
264 0:0317 0:0522i 0:0179 0:0591i
 0:0599 0:0093i  0:0621+0:0087i
375 (3.23)
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The polar notation of Equation 3.23 is Equation 3.24.
A1 =
2640:0611e 1:0244i 0:0617e 1:2772i
0:0606e 2:9872i 0:0627e3:0027i
375 (3.24)
Perform 22 SVD in details on Equation 3.24. Using Equation 3.16 will give Equation
3.25.
A2 =
2640:0611e1:9628i 0:0617e 2:0033i
0:0606 0:0627
375
where qa = qb = 0:0077, qg = 2:9949, and  qd = 2:9949
(3.25)
Notice that the phase qb0 should be 4.2799 according to Equation 3.6. Phase range
[ p;p] is assumed, therefore, -2.0033 = (4.2799 - 2p).
Using Equation 3.17 will give Equation 3.26.
A3 =
2640:0020e0:9382i 0:0868e1:9835i
0 0:0872
375
where qf = 0, and qy = 0:7687
(3.26)
Using Equation 3.18 will give Equation 3.27.
A4 =
2640:0020 0:0868
0 0:0872
375
where qx = 1:4609, qh = qz = 0:5226, and qw = 0:5226
(3.27)
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Equation 3.20 will give S1;3 as shown in Equation 3.28.
bS=
2640:0014 0
0 0:1230
375
where ql = 0:7831, qr = 0:0117
(3.28)
UH is shown in Equation 3.29.
cUH =
2640:0723 0:7050i  0:6140 0:3474i
0:0720 0:7018i 0:6168+0:3490i
375 (3.29)
V is shown in Equation 3.30.
bV =
264 0:6622 0:2690i  0:5529+0:4282i
0:5529+0:4282i  0:6622+0:2690i
375 (3.30)
NSVD algorithm and Equation 3.2 can be used to fix the order of si in Equation 3.28.
Equations 3.28, 3.29, and 3.30 are transformed into Equations 3.31, 3.32 and 3.33 respec-
tively.
S=
2640:1230 0
0 0:0014
375 (3.31)
UH
264 0:0720+0:7018i  0:6168 0:3490i
0:0723 0:7050i  0:6140 0:3474i
375 (3.32)
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V =
2640:5529 0:4282i  0:6622 0:2690i
0:6622 0:2690i 0:5529+0:4282i
375 (3.33)
Two Sided Jacobi Algorithm for 44 SVD
MIMO and OFDM communication systems proposed in the standards such as IEEE
802.11n include a 4 4 antenna constellation. This requires the computation of a 4 4
SVD.
The SVD of 4 4 complex matrix can be divided into six 2  2 SVDs. Each 2 
2 SVD is called one iteration. The purpose of each iteration is to zero the off-diagonal
element pair, A(i,j) and A(j, i). When six iterations are done, all off diagonal elements are
zeroed once. The order of the iterations does not matter. the six SVDs constitute a single
sweep. Multiple sweeps have to be performed to converge the diagonalized S.
For each iteration, UH(i; j) and V(i; j) are as shown in Equation 3.34 and Equation 3.35.
UH(i; j) and V(i; j) are pre-and post-multiplied intoU
H and V that undergo the transformation.
UH(i; j) =
2666666666666666664
1 : : : 0 : : : 0 : : : 0
... . . .
...
...
...
0 : : : uHi;i : : : u
H
i; j : : : 0
...
... . . .
...
...
0 : : : uHi; j : : : u
H
j; j : : : 0
...
...
... . . .
...
0 : : : 0 : : : 0 : : : 1
3777777777777777775
(3.34)
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V(i; j) =
2666666666666666664
1 : : : 0 : : : 0 : : : 0
... . . .
...
...
...
0 : : : vi;i : : : vi; j : : : 0
...
... . . .
...
...
0 : : : vi; j : : : v j; j : : : 0
...
...
... . . .
...
0 : : : 0 : : : 0 : : : 1
3777777777777777775
(3.35)
If UHi; j and Vi; j are pre-and post-multiplied to A, the i
th and jth columns and rows of A
will be affected as shown in Figure 3.9. The reason why multiple sweeps are needed for
convergence, is that the zeroed elements of the previous iterations can be affected as shown
in Figure 3.9.
Iterations in a sweep can be in ”Serial Ordering” where each iteration is performed on
the result of the last iteration. Iterations in a sweep can be in ”Parallel Ordering” where
diagonal pairs can be done in parallel [3]. ”Serial Ordering” will take more time than
”Parallel Ordering” in each sweep, but ”Parallel Ordering” will take more sweeps for con-
vergence, because there are redundant elements that can only be updated once. As shown
in Figure 3.10, the black colored elements can only be updated once in ”Parallel Ordering”.
An illustration of the diagonal “Serial Ordering” for 44 SVD is shown in Figure 3.11.
Figure 3.11 shows a process which can be executed on the architecture design in Figure 1.1.
In “Parallel Ordering”, Iteration 2 and Iteration 3 can be performed in parallel, elements
A(1,2), A(1,4), A(2,1), A(2,3), A(3,2), A(3,4), A(4,1) and A(4,3) only need to be updated
once.
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Figure 3.9: Side Effect of a SVD Iteration [22]
44 SVD Example
Following the iterations and sweeps described described in Figure 3.11, a 44 example
is shown from Equation 3.36 to 3.52.
Let A be the 44 complex matrix shown in Equation 3.36.
A=
266666664
0:0317 0:0522i  0:1113 0:0077i 0:0179 0:0591i  0:1143+0:0204i
0:0205+0:0510i  0:0695+0:0041i 0:0331+0:0440i  0:0686+0:0230i
 0:0599 0:0093i 0:0170+0:1395i  0:0621+0:0087i 0:0573+0:1303i
0:0435 0:0363i 0:0317+0:0744i 0:0305 0:0455i 0:0528+0:0647i
377777775
(3.36)
Let i = 1 and k = 4, then the first iteration performs 22 SVD on A(1;4). A(1;4) is a 22
matrix with elements A(1,1), A(1,4), A(4,1), and A(4,4). The purpose of this iteration is to
zero element A(1,4) and A(4,1). Since elements [A(1;2) A(4;2)]T and [A(1;3) A(4;3)]T are
affected as column vectors, they are pre-multiplied byUH . Since elements [A(2;1) A(2;4)]
and [A(3;1) A(3;4)] are affected as row vectors, they are right multiplied by V. The first
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Figure 3.10: Side Effect of “Parallel Ordering” [22]
iteration will give Equation 3.37.
A(1;4)=
266666664
0:1482 0:1107 0:0797i  0:0129+0:0443i 0
 0:0488 0:0500i  0:0695+0:0041i 0:0331+0:0440i  0:0447 0:0372i
 0:0536+0:1380i 0:0170+0:1395i  0:0621+0:0087i 0:0006 0:0449i
0  0:0046 0:0191i  0:0557 0:0397i 0:0736
377777775
(3.37)
The correspondingUH and V are shown in Equation 3.38 and 3.39.
UH =UH(1;4) =
266666664
 0:6937+0:4805i 0 0  0:2149 0:4916i
0 1 0 0
0 0 1 0
0:4410 0:3055 0 0  0:3381 0:7732i
377777775
(3.38)
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Figure 3.11: Iteration and Sweep Processes of 44 SVD
34
V =V(1;4) =
266666664
 0:1627 0:2554i 0 0  0:6071+0:7346i
0 1 0 0
0 0 1 0
0:6071+0:7346i 0 0  0:1627+0:2554i
377777775
(3.39)
Let i = 1 and k = 3, the second iteration performs a 2 2 SVD on Equation 3.37.
A(1;3) is a 2 2 matrix with elements A(1,1), A(1,3), A(3,1), and A(3,3). The purpose
of this iteration is to zero elements A(1,3) and A(3,1). Since elements [A(1;2) A(3;2)]T
and [A(1;4) A(3;4)]T are affected as column vectors, they are pre-multiplied byUH . Since
elements [A(2;1) A(2;3)] and [A(4;1) A(4;3)] are affected as row vectors, they are right
multiplied by V. The result is shown in Equation 3.40.
A(1;3)=
266666664
0:2215  0:1522+0:1213i 0 0:0294 0:0135i
0:0234+0:0586i  0:0695+0:0041i  0:0249 0:0577i  0:0447 0:0372i
0  0:0129 0:0170i 0:0299 0:0283 0:0131i
0:0177 0:0137i  0:0046 0:0191i 0:0566+0:0311i 0:0736
377777775
(3.40)
The correspondingUH and V are shown in Equation 3.41 and Equation 3.42.
UH =UH(1;3) UH(1;4) =
266666664
0:4218 0:4067i 0 0:3104+0:6493i 0:2022+0:3129i
0 1 0 0
 0:4372+0:4216i 0 0:2995+0:6264i  0:2096 0:3243i
0:4410 0:3055i 0 0  0:3381 0:7732i
377777775
(3.41)
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V =V(1;4) V(1;3) =
266666664
0:1243+0:2577i 0 0:0646 0:0752i  0:6071+0:7346i
0 1 0 0
 0:0948+0:3135i 0  0:9383+0:1111i 0
 0:4881 0:7567i 0  0:1727+0:2600i  0:1627+0:2554i
377777775
(3.42)
When the 6th iteration (i = 3 and j = 4) of the sweep is performed. A(3;4) is a 22 matrix
with elements A(3,3), A(3,4), A(4,3), and A(4,4). The purpose of this iteration is to zero
element A(4,3) and A(3,4). Since elements [A(3;1) A(3;2)]T and [A(4;1) A(4;2)]T are
affected as column vectors, they are pre-multiplied byUH . Since elements [A(1;3) A(1;4)]
and [A(2;3) A(2;4s)] are affected as row vectors, they are right multiplied by V. The result
is Equation 3.43.
A(3;4)=
266666664
0:2520  0:0173 0:0077i 0:1534 0:0620i 0:0029 0:0009i
 0:0029+0:0047i 0:1320 0:0000i 0:0402 0:0366i  0:0061 0:0008i
0:0460+0:0131i 0:0068+0:0271i 0:0448 0:0000i 0
0:0011 0:0045i 0:0023+0:0091i 0 0:0013
377777775
(3.43)
The correspondingUH and V are shown in Equation 3.44 and Equation 3.45.
UH =
266666664
 0:3744+0:2577i  0:2045+0:1417i  0:1501 0:6658i  0:1357 0:4972i
 0:1544+0:2411i 0:3643 0:6016i  0:1706 0:3956i 0:1895+0:4493i
 0:5227 0:1612i  0:4722+0:2758i  0:1868+0:0236i 0:0089+0:6052i
0:2386+0:5961i  0:3778 0:0403i 0:5551 0:0703i  0:2437+0:2662i
377777775
(3.44)
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V =
266666664
 0:1952+0:1826i 0:4516 0:2646i  0:0964 0:6016i 0:4178 0:3297i
0:2533+0:1087i  0:0551 0:3674i 0:7725+0:0954i  0:1101 0:4098i
0:0097 0:2871i 0:6942 0:2916i  0:0206+0:0628i  0:5455+0:2203i
0:5889+0:6505i 0:1428+0:0243i  0:0149 0:1353i  0:0019+0:4364i
377777775
(3.45)
Performing the second sweep on A3;4 Equation 3.43 will get A’ in Equation 3.46.
A0 =
266666664
0:3095  0:0013 0:0001i 0:0025+0:0025i  0:0005+0:0011i
0:0001 0:1451 0+0:0002i 0:0003+0:0001i
0:0004 0:0010i  0:0005+0:0005i 0:0039 0
0:0005 0:0006i  0:0004+0:0004i 0 0:0008
377777775
(3.46)
The correspondingUH and V are shown in Equation 3.47 and Equation 3.48.
UH =
266666664
 0:5321+0:2125i  0:2556+0:1494i  0:0994 0:6776i  0:0502 0:3354i
0:2304 0:2065i  0:5214+0:3162i  0:0038+0:3423i  0:1574 0:6249i
 0:6900 0:2541i  0:1755 0:0702i  0:4008+0:4723i 0:0078+0:1997i
 0:1874+0:0158i 0:6174 0:3517i  0:0177+0:1725i  0:0969 0:6484i
377777775
(3.47)
V =
266666664
 0:1099 0:1658i  0:3884+0:5542i 0:0674 0:2892i  0:0196+0:6433i
0:6213+0:2243i 0:0084+0:2002i  0:0230+0:6583i 0:0433+0:2962i
 0:0545 0:2024i  0:5187+0:4353i  0:1422+0:2541i 0:1860 0:6149i
0:5605+0:4074i  0:0428+0:2035i 0:1997 0:5944i 0:0251 0:2878i
377777775
(3.48)
Performing the third sweep on A’ in Equation 3.46 will get a convergent result as shown
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in Equation 3.49.
S=
266666664
0:3096 0 0 0
0 0:1451 0 0
0 0 0:0039 0
0 0 0 0:0008
377777775
(3.49)
The correspondingUH and V are shown in Equation 3.50 and Equation 3.51 respectively.
UH =
266666664
0:5673 0:0803i 0:2803 0:0859i  0:0585+0:6839i  0:0294+0:3374i
 0:0150+0:3069i 0:1367 0:5972i  0:2440 0:2369i 0:5591+0:3193i
0:3821 0:6289i 0:1003 0:1620i  0:3907 0:4789i  0:1978 0:0310i
 0:0586+0:1797i  0:0942 0:7026i 0:1571+0:0806i  0:6386 0:1512i
377777775
(3.50)
V =
266666664
0:1447+0:1431i 0:6693 0:1055i  0:2944 0:0113i  0:6037+0:2197i
 0:6631 0:0762i 0:1366 0:1494i 0:6445 0:0970i  0:2572+0:1501i
0:0988+0:1834i 0:6715+0:0722i 0:2800+0:0913i 0:6409 0:0546i
 0:6341 0:2600i 0:1759 0:1132i  0:6285 0:0817i 0:2799 0:0806i
377777775
(3.51)
To verify the result, Equation 3.1 can be used on U, S, and V from Equation 3.49, 3.50 and
3.51. The result should be the same as A from Equation 3.36.
A=
266666664
0:0317 0:0522i  0:1113 0:0077i 0:0179 0:0591i  0:1143+0:0204i
0:0205+0:0510i  0:0695+0:0041i 0:0331+0:0440i  0:0686+0:0230i
 0:0599 0:0093i 0:0170+0:1395i  0:0621+0:0087i 0:0573+0:1303i
0:0435 0:0363i 0:0317+0:0744i 0:0305 0:0455i 0:0528+0:0647i
377777775
(3.52)
Two Sided Jacobi Algorithm for nn SVD
The two-sided Jacobi algorithm for general nn SVD is presented below.
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An n  n SVD computation can be divided into n2 n2 iterations. While n
2 n
2 itera-
tions are done, all off diagonal elements are zeroed once. As n
2 n
2 times 2 2 SVDs are
performed, U(i; j)H and V (i; j) are multiplied into UH and V . Brent et. al. showed that
“Parallel Ordering” is on the order of O(log(n)) sweeps for S to converge, therefore, the
sweep complexity of “Serial Ordering” is upper bounded by O(log(n)) [3].
For each iteration, similar to the arrangement of G(i, k, q )in Equation 3.9, the elements
of UHand V of the result of the iteration can be inserted into n  n identity matrices as
shown in Equation 3.34 and 3.35.
The complete two-sided Jacobi algorithm for general n n SVD in diagonal “Serial
Ordering” is shown in Algorithm 1. The diagonal “Serial Ordering” for n n SVD is
similar as the 44 example shown in Figure 3.11.
Algorithm 1 The Two Sided Jacobi Algorithm for nn SVD
1: while S is not convergent do
2: I is nn identity matrix
3: for i = n to 2 do
4: diff = i - 1, row = i
5: for j = 1 to n-diff do
6: Perform 22 SVD on H(i,i), H(i,j), H(j,i), and H(j,j)
7: pre-multiply UH(i; j) with column vector pairs from i
th and jth rows of H and
insert back to H
8: Right multiply V(i; j) with row vector pairs from ith and jth cols of H and insert
back to H
9: Insert S to H(i,i), H(i,j), H(j,i), and H(j,j) to get Hi; j
10: Insert elements of U and V in I to getUi; j and Vi; j
11: if i != n and j != 1 then
12: MultiplyUi; j and Vi; j with previous
13: end if
14: end for
15: end for
16: end while
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3.4 Brent-Luk-Van Loan Systolic Array
Brent-Luk-Van Loan (BLV) systolic array is generally used for solving nn matrices
in parallel hardware systems [3]. It comprises (n
2
2 ) 2 2 processors to iterate O(log(n))
times to solve n2 sub-problems in (n-1) steps with time complexity of O(n log(n)) [1, 3].
Non-pipelined processors are used such that the area complexity is minimized [1, 11, 17].
The architecture of Hemkumar’s 22 complex SVD process is shown in Figure 3.12 [11].
A Master Control Unit (MCU) and additional register banks are required to perform the
SVD in a serial fashion (non-pipeline architecture). The processor has four Complex
CORDIC modules. The inverse tangent computation of CORDIC module requires two
additional CORDIC stages. An additional stages for R transformations are also required.
Including the eight vector rotation and translation stages of CORDIC, there are total of ten
CORDIC stages [11].
The complex BLV array is shown in Figure 3.13 with its three types of processors
shown in Figure 3.14. The array is for solving 88 SVD. These diagrams are taken from
Hemkumar’s master thesis at Rice University [10]
The parallel computing approach of BLV systolic array requires a large number of
processors to compute a large sized problem. For details of complex BLV array, refer to
Hemkumar’s article and the original work done by Brent et. al. [11, 3].
3.5 Algorithm Comparison
The latency of the proposed approach and Hemkumar’s are both assumed to be d,
even though the algorithm used will only have seven major CORDIC stages versus ten
in Hemkumar’s BLV systolic array [11]. The size of matrix A, n, is a sufficiently small
value. Let m be the number of nn SVD problems. The time complexity for the proposed
hardware is (m+ d)n
2 n
2 , while for the systolic array, it is mdnlog(n). When n is small,
the proposed technique will have less time cost than systolic array at the cost of increased
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Figure 3.12: Complex 22 SVD Process Architecture [11]
area. The computation of n  n SVD can be done with the same two-sided Jacobi method
organized in 22 SVD in sweeps [3, 8] . Each sweep will contain n(n 1)2 22 SVDs cor-
responding with the ith and jth columns and rows of A. A “Serial Ordering” for nn SVDs
as shown in Algorithm 1 is used [3]. Parallel sweep algorithm used by Brent et al. can be
used if d > m [3]. The ith and jth columns and rows can be computed in parallel for each
iteration.
Figure 3.15 compares the performance of the two approaches, when m = 52 and d= 173.
The algorithm used uses “Serial Ordering” in this example, while the BLV systolic array
algorithm used ”Parallel Ordering”. However, the number of sweeps for both approaches
41
Figure 3.13: Complex BLV SVD Array [11]
are assumed to be the same. As discussed above, “Parallel Ordering” for the algorithm used
does not necessarily have better performance than “Serial Ordering”. The performance
will depend on m, d and n. As shown in the Figure 3.15, the algorithm used has better
performance in time while n< 500.
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Figure 3.14: Processor Types of Complex BLV SVD Array [10]
Figure 3.15: SVD Latency Comparison
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4. Hardware Architecture and Prototype
This Chapter presents the design, implementation and prototype on Field Programmable
Gate Array (FPGA) of the proposed Singular Value Decomposition (SVD) hardware. The
limitations and requirements of the SVD prototype hardware are discussed. Fixed-point
signed fraction arithmetic used in COordinate Rotation DIgital Computer (CORDIC) cal-
culation is is presented.
4.1 Q-format Representation of Fixed-Point Signed Fraction Format
An N-bit two’s complement binary number ranges from  2N 1 to 2N 1 1. The gen-
eral expression for the signed fraction format, MQ(N-1) bit format, can be expressed as:
D= 1bN2M+bN 12M 1+ : : :+bN M 120+bN M 22 1+ : : :+b22 F+1+b12 F
"
Binary Point
where, F = N-1-M
(4.1)
For example, 0.79 in 2Q9 format is 000.1100100. 0.79 in 1Q9 format is 00.1100100.  p2
in 2Q9 format is 110.0110111.  p2 cannot be expressed in 1Q9 format. The 3Q9 format of
 p2 is 1110.0110111 [13].
An expression for convertingMQ(N-1) formated binary numbers to decimal is shown in
Equation 4.1. Equation 4.2 shows the conversion of decimal numbers to MQ(N-1) format.
D2F ) signed two’s complement format (4.2)
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The values expressed in signed fraction format range from  2N 1 to 2N 1 1, and its
accuracy is 2 F . Since the fixed-point format is discrete, not all values can be expressed
accurately with MQ(N-1) format. Large values will be more accurate than small values in
MQ(N-1) format in the terms of percentage error.
4.2 CORDIC
CORDIC is effective method for computations involving hyperbolic and trigonometric
functions. CORDIC hardware does not require a multiplier in calculating inverse tangent
and vector rotations involved in the SVD algorithm. CORDIC is based on shift and add
of fixed-point numbers. Using CORDIC rather than multipliers will reduce performance
slightly, however it can be heavily pipelined, and the number of gates required for SVD
hardware based on CORDIC is much less than using multipliers [11].
For a vector in the planar orthogonal coordinates, the polar notation in CORDIC is
expressed as Equation 4.3. 8>><>>:
M =
p
x2+my2;
q = ( 1pm)tan
 1(y
p
m
x )
(4.3)
The rectangular notation of Equation 4.3 is Equation 4.4.
8>><>>:
x=Mcos(q
p
m);
y= ( Mpm)sin(q
p
m)
(4.4)
m determines the operation mode of CORDIC as shown in Equation 4.5.
m=
8>>>>>><>>>>>>:
1 , Circular Mode (vector rotation and translations)
0 , Linear Mode (tangent)
 1 , Hyperbolic Mode (hyperbolic function)
(4.5)
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CORDIC was originally designed for vector rotations. In CORDIC, vector rotations are
done through series of micro-rotation rotations, each of angle tan 1(2 i). The follow-
ing equations are from Xilinx Coregen CORDICv4.0 document [13]. They illustrate how
CORDIC rotation works. The Givens rotations, Equation 2.10, is expressed as Equation
4.6 in CORDIC. 8>>>>>><>>>>>>:
x
0
= cos(q)  x  sin(q)  y
y
0
= cos(q)  y+ sin(q)  x
q 0 = 0
(4.6)
The series of micro-rotations of Equation 4.6 is Equation 4.7.
8>>>>>><>>>>>>:
x
0
=Õni=0 cos(tan
 12 i)(xi ai  yi2 i)
y
0
=Õni=0 cos(tan
 12 i)(yi+ai  xi2 i)
q 0 = åni=0q   (ai  tan 1(2 i))
where, ai = 1 or 1 (4.7)
The expression for the ith micro-rotation is in Equation 4.8. Each micro-rotation is
computes with shift, add/sub operations. Each micro-rotation will provide one additional
bit of accuracy.
8>>>>>><>>>>>>:
xi+1 = xi ai  yi2 i
yi+1 = yi+ai  xi2 i
qi+1 = qi+ai  tan 1(2 i))
where, ai = 1 or 1 (4.8)
In vector rotation mode, polar to rectangular (p2r) notation , ai is selected such that q
0
(Equation 4.6 and 4.7) converges to zero. When qi 1 > 0, ai is set to -1 and when qi 1 < 0,
ai is set to 1. In the vector translation mode (r2p), ai is selected such that y
0
(Equation 4.6
and 4.7) converges to zero. When yi 1 > 0, ai is set to -1 and when yi 1 < 0, ai is set to 1.
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For vector rotations, Equation 4.6 became Equation 4.9.
8>>>>>><>>>>>>:
x
0
= zi  (cos(q)  x  sin(q)  y)
y
0
= zi  (cos(q)  y+ sin(q)  x)
q 0 = 0
where, zn =
1
Õni=0 cos 1(tan 12 i)
(4.9)
For vector translations, Equation 4.6 became Equation 4.10.
8>>>>>><>>>>>>:
x
0
= zi  (
p
x2+ y2)
y
0
= 0
q 0 = tan 1(xy)
where, zn =
1
Õni=0 cos 1(tan 12 i)
(4.10)
In Equation 4.9 and 4.10, zn is a scaling factor which makes the magnitudes of [x y]T
and [x0 y0]T the same.
4.3 Xilinx CORDIC Coregen
Hardware for the CORDIC algorithm, needed in SVD, can be implemented using Xilinx
Coregen tools from Xilinx ISE (Xilinx Project Navigator). Xilinx CORDIC V3.0 and V4.0
were used [13]. There are some restrictions when Xilinx CORDIC V4.0 Cores are used.
1. The input format of magnitudes are in 1Q(N-1) format, therefore magnitudes range
from -1 to 1.
2. The format of the angles or phases are in 2Q(N-1) format which is sufficient for the
CORDIC algorithm output angles or phases in ( p;p).
3. The absolute value of output magnitude will not be greater than
p
2, due to the 1Q(N-
1) format and the properties of CORDIC algorithm.
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4. The CORDIC cores generated by the Xilinx Coregen are FPGA based. When a
different FPGA chip is used for implementation, a different set of the CORDIC cores
will be required to be generated again.
The implementation details of the Xilinx CORDIC V4.0 switches are discussed here.
1. Three Functions are required in the SVD hardware: Rotate, Translate and Arctan.
2. Architectural Configuration should be Parallel for the proposed SVD hardware in
order to be pipeline.
3. Pipelining Mode should beMaximum.
4. Phase Format should be Scaled Radians. Phases are expressed as signed fraction
formated multiplication of p in 2Q(N-1) format, which is required by the SVD algo-
rithm for phase additions in R transformations (Equation 2.16 and Equation 2.18).
5. In Input/Output Options, Register Input and Register Output with the required
data width should be checked for pipelining mode.
6. Round Mode should be Nearest Even to minimize the roundoff error of SVD out-
puts. As discussed in Section 4.1, the fixed-point signed fraction format, MQ(N-1),
will have a percentage error from the initial floating-point format conversion. The
roundoff error from each stage of the SVD algorithm accumulates. Selecting Near-
est Even does not necessarily reduce error for the outputs of the SVD hardware.
7. Coarse Rotation should be selected for Arctan mode to operate in ( p;p) instead
of the first quadrant.
8. Compensation Scaling should not be No Scale Compensation (NSC), since magni-
tude outputs need to corrected with zi in circular mode of CORDIC. In linear mode,
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this option is No Scale Compensation since the scaling factor will not affect mag-
nitude in linear mode. The latencies in number of clock cycles and FPGA area in
number of slices for different compensation scaling mode are shown in Table 4.1 and
4.2. Block RAM compensation scaling method is the slowest of all modes as shown
in Table 4.1. In the prototype design,Constant CoefficientMultiplier (CCM) Scale
Compensation is used. CCM is Look Up Table (LUT) based.
9. Optional Pins CE, RDY and SCLR should be selected.
Virtex 4.0 Virtex 5/6
CORDIC 3.0 CORDIC 4.0
tan 1 p2r r2p # tan 1 p2r r2p # tan 1 p2r r2p #
NSC 23 23 23 - 23 23 23 - 23 23 23 -
CCM - 28 28 - - 27 27 - - 26 26 -
BRAM - - - - - 28 28 2 - 28 28 4
DSP - 30 30 8 - 29 29 4 - 27 27 2
Longer to generate
Table 4.1: Latencies of CORDIC Cores of 18-bit Input/Output
Virtex 5
CORDIC 4.0
tan 1 p2r r2p # of BRAM/DSP
NSC 1352 1577 1464 -
CCM - 1951 1672 -
BRAM - 1889 1641 2
DSP - 1577 1485 4
Table 4.2: Areas of CORDIC Cores of Xilinx Coregen
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Table 4.1 shows the latency of Xilinx Coregen cores for 2Q17 format input and output
data width. Table 4.2 shows an the space complexity of Xilinx Coregen CORDIC cores in
terms of FPGA slices for a Virtex 5 board.
4.4 22 SVD Pipeline Hardware: Design and Prototype
Table 4.3 illustrates the space complexity of the 2 2 pipeline SVD prototype. The
number of blocks shown in Table 4.3 is from the Register Transfer Language (RTL) dia-
gram in the Appendix and Figure 4.1. In Table 4.3, the first column lists the corresponding
hardware for computing S, U and V matrices summarized here.
CORDIC cores Custom cores
Rotation Translation Arctan +/- shifter
S 20 8 3 15
U 6 0 0 2
V 12 6 0 4
Table 4.3: Space Utilization of 22 SVD Core on FPGA
The same algorithm is used in Hemkumar’s complex 22 SVD hardware [11], but it
is unfolded completely to a pipeline in the proposed design. Since qf is 0 in Equation 2.17,
the left Givens rotation from Equation 2.17 is not necessary. Therefore, the number of
CORDIC pipeline stages was reduced from eight to seven. The unitary R transformations
(Equation 2.16 and Equation 2.18) are performed through add/sub and shift operations
which incurs in 1 clock latency. All add/sub and shift blocks are shown as MUX blocks
in Appendix A. Two sided Jacobi rotations are implemented through CORDIC algorithms
within Xilinx CORDIC V4.0 Core Generator discussed in Section 4.2 and Section 4.3 [13].
Since the unitary R transformations require polar notation and Givens rotations requires
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rectangular notation, the conversions between notations incurs four the CORDIC pipeline
stages. Shifting registers are used to synchronize the data in the pipeline. Table 4.4 shows
the mapping of the algorithm described in Chapter 3 to the hardware implemented. Table
4.4 directly follows the RTL diagram in the appendix.
Purpose Equation Comments
1 S Convert Rectangular Notation to Polar 3.15 CORDIC step 1
2 S Compute Phases needed for 3.S 3.16 +/- and Shift
3 S Perform Row Unitary Transformation 3.16 +/- and Shift
4 S Convert Polar Notation to Rectangular 3.15 CORDIC step 2
S Compute Phases needed for 5.S(tan 1) 3.17 CORDIC step
5 S Zero A(2,1) with Givens Rotation 3.17 CORDIC step 3
V Convert Polar Notation to Rectangular 3.15 CORDIC step
6 S Convert Rectangular Notation to Polar 3.15 CORDIC step 4
V Givens Rotation of 5.V 3.21 CORDIC step
7 S Compute Phases needed for 8.S 3.18 +/- and Shift
8 S Perform Row Unitary Transformation 3.18 +/- and Shift
S Compute Angles needed for (tan 1) 3.19 +/- and Shift
U Compute U from 6.S and 2.S 3.20 +/- and Shift
V Convert Rectangular Notation to Polar 3.15 CORDIC step
9 S Convert Polar Notation to Rectangular 3.15 CORDIC step 5
S Compute Phases needed for 10S (tan 1) 3.19 CORDIC step
10 S Compute Phases needed for 3.19 +/- and Shift
V Compute V from 8.V 3.21 +/- and Shift
11 S Left Sided Givens Rotation 3.19 CORDIC step 6
U Convert Polar Notation to Rectangular 3.15 CORDIC step
V Convert Polar Notation to Rectangular 3.15 CORDIC step
12 S Right Sided Givens Rotation 3.19 CORDIC step 7
U Givens Rotation of 11.U 3.20 CORDIC step
V Givens Rotation of 11.U 3.21 CORDIC step
Table 4.4: Implementation Summary of 22 SVD Architecture
Figure 4.1 is the top-level RTL diagram of proposed 2 2 SVD pipeline hardware.
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Algorithm equations from section 3.2.2 are marked in the RTL diagram. A detailed RTL
diagram of the 22 SVD architecture is attached in Appendix A.
In summary, fifty-five CORDIC cores are used. The seven CORDIC stages and the
R transformation result in a 173 clock cycle latency for 16-bit data implemented on on
ML605 board and, 138 clock cycles latency for 12-bit data implemented on XUP5 board.
4.5 44 Extension of 22 SVD Core
Figure 4.2 is the same as Figure 1.1. It shows a plausible SDR architecture. It comprises
a Master Control Unit (MCU) and SVD hardware.
Figure 4.3 shows an RTL block diagram of the 44 SVD hardware. It comprises the
2 2 SVD hardware and the extension hardware. The extension block consists of Col
and Row pipelines for computing the ith and jth rows and columns of the matrix being
transformed in each iteration (Section 3.3.2). The extension is a copy of V and U pipes
of the 2 2 core. Additional rectangular to polar notation conversion blocks are required
for each pipeline in the extension. The space complexity of the 44 pipeline hardware is
given in Table 4.5.
CORDIC cores Custom cores
Rotation Translation Arctan +/- shifter
S 20 8 3 15
U 6 0 0 2
V 12 6 0 4
Row 8 4 0 8
Col 12 12 0 8
Table 4.5: Space Utilization of 44 SVD Processor
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4.6 nn Extension of 22 SVD Core
The area complexity for the FPGA implementation of a n n SVD pipeline hardware
will be very large. The area complexity is shown in Table 4.6. The implementation ar-
chitecture of the n n SVD hardware is similar to 4 4 pipeline SVD pipeline hardware
shown in Figure 4.3. The difference is that the Extension block is duplicated.
CORDIC cores Custom cores
Rotation Translation Arctan +/- shifter
S 20 8 3 15
U 6 0 0 2
V 12 6 0 4
Row 4(n-2) 2(n-2) 0 4(n-2)
Col 6(n-2) 6(n-2) 0 4(n-2)
Table 4.6: Space Utilization of nn SVD Processor
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Figure 4.1: The RTL Diagram of the 22 SVD Pipeline Processor
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Figure 4.2: Proposed SVD-Based Hardware for Pre-coding Schemes in MIMO Systems
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Figure 4.3: The RTL Diagram of the 44 SVD Pipeline Hardware
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5. Experimental Setup and Results
This chapter presents experimental setup, benchmarking, and verifications of the Sin-
gular Value Decomposition (SVD) prototype. Only the 22 SVD design is implemented
and verified.
5.1 Input Data
One hundred sets of channel matrix H from Wireless Open Access Research Platform
(WARP) were provided by the Software Defined Radio (SDR) team of Drexel University.
The data is in double floating-point format. The Hmatrix consists fifty-two 22 decoupled
blocks. The data are converted into MQ(N-1) fixed-point signed fraction format. The set
of data are then pipelined using the SVD core. Total 5200 22 SVDs were performed.
5.2 Mathematical Verification
The two sided Jacobi algorithm used was first programmed in MATLAB m-code. This
custom m-coded SVD function was verified against MATLAB SVD function, [U, S, V] =
svd(H), for correctness. It was verified that Swas the same for both the m-code function and
MATLAB SVD function. Since MATLAB SVD function uses the Golub-Kahan-Reinsch
SVD algorithm [9], U and V are different for the m-code function. The correctness of U
and V was verified using Equation 2.1. The percentage difference between the original H
and the multiplication result of U, S, and VH was checked. The percentage difference of S
was less than two percent.
There are also mismatches between the MATLAB data and the experimental data from
Modelsim and the FPGA board. The mismatches are due to the fact that MATLAB data
are double precision floating-point and the experimental data are 2Q17 fixed-point. The
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maximum percentage difference was less than two percent which is sufficient for the SDR
applications.
5.3 Simulation in Modelsim
The VHDL code for the SVD processor was using Xilinx ISE Design Suite. Xilinx
Coregen was used to generate the corresponding models (VHDL code) for the CORDIC
cores. With Xilinx CORDIC libraries imported, the VHDL code was simulated on Mod-
elsim from Modeltech. The results of the simulation were compared with the results from
the the m-code SVD function.
5.4 SVD FPGA Prototype
The SVD processor design was prototyped on the Digital Reconfigurable Computing
(DRC) board (RPU110-L200). Figure 5.1 shows the architecture of the SVD core under
test. Input and output FIFOs were used to buffer the test input data and the test results, S, U
and V. The software running on the host PC streamed the test data via the HyperTransport
bus to the input FIFOs in the FPGA (Virtex 4). When the input FIFOs are full, the SVD core
is enabled to process the data in a stream fashion. The results (S, U and V) are streamed into
the output FIFOs. The results are written into DDRII DRAMs through a DDR2 controller,
to the CPU, and to an output file for verification.
The proposed design was also implemented on the Xilinx XUPV5 and ML605 board
through Xilinx Platform Studio (EDK). Similar to the DRC, input and output FIFOs were
used. A Microblaze processor of OpenSPARC T1 architecture generated on the FPGA was
used as the host processor running the test software. The test data were transfered to the
input FIFOs via Fast Simplex Link (FSL) and the results were transfered to the software
via FSL and printed to an output file for verification. The architecture of this experimental
setup is shown in Figure 5.2.
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Figure 5.1: DRC RPU110-L200 Testing Architecture using Xilinx ISE
5.5 Comparison to ZGESVD Function
The ZGESVD function of Linear Algebra PACKage (LAPACK) is based on the Golub-
Kahan-Reinsch SVD algorithm. the ZGESVD function is included in Intel’s Math Kernel
Library (MKL). The version of MKL used was 10.2.5.035 which includes the complete
support of LAPACK 3.2. The ZGESVD function processes double precision floating-point
data.
Input data from Section 5.1 were used for benchmarking. The code is based on the
ZGESVD example from the Intel’s MKL LAPACK examples [6]. The input data takes
approximately 400 KB cache. With -O3 gcc compiling switch, the computation time of the
code on Intel Duo T9300 CPU with clock frequency 2.50 GHz is 0.041832 s. Therefore
the data rate is 12.43 MHz for a single core. With -fopenmp option for OpenMP C code,
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Figure 5.2: Virtex 5/6 Testing Architecture using Xilinx EDK
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the data rate is 20.98 MHz. The average data rate on a Intel Quad Q9300 CPU with clock
frequency 2.50GHz was approximately 12 MHz. With OpenMP C code, the data rate is
projected to be 40 MHz.
5.6 Benchmark Summary
The data rate and FPGA LUT slices for all three devices are summarized in Table 5.1.
The result from Section 5.3 is also shown in Table 5.1. For SVD cores, the frequencies were
obtained from the Xilinx ISE synthesis report of the SVD design. The clock frequency from
the post mapping report is slightly different.
Board Device Data Width Freq.(Mhz) Slices
Intel Duo T9300 -O3 Double Float 12.43 N/A
Intel Duo T9300 -O3 OpenMP Double Float 20.98 N/A
Intel Quad Q9300 -O3 Double Float 12 N/A
Intel Quad Q9300 -O3 OpenMP Double Float 40 N/A
DRC-RPU110-L200-xc4vlx200-11ff1513 16 202.47 72669
XUPV5-xc5vlx110t-1ff1136 12 233.15 54072
ML605-xc6vlx240t-lff1156 16 323.82 74925
Table 5.1: Time and Space of SVD Core
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6. Conclusion
The contribution of this thesis is the development of a pipelined Singular Value Decom-
position (SVD) processor for computing SVD of complex 2 2 matrices used for MIMO
and OFDM communication systems.
The SVD core provides high-throughput computation for complex 2 2 pre-coding
and equalization schemes from the IEEE 802.11n standard. The MIMO standards that
benefit from the core include IEEE 802.16-2004, IEEE 802.16e, 3GPP release 7, and 3GPP
Release 8 (Long Term Evolution). The core attains an optimal pipeline rate, hence, the
hardware clock frequency equals the data throughput rate. The core computes S, U, and V,
whereas, previously reported hardware only computes S, which is not sufficient for MIMO
and OFDM systems.
The proposed design out perform the ZGESVD function for Linear Algebra PACKage
(LAPACK). The data rate of the core implemented on xc6vlx240t FPGA is six times the
rate attained by the ZGESVD function on Intel Quad Q9300 using OpenMP.
The SVD core is suitable for Software Defined Radio (SDR) applications, whereas,
high performance CPU, such as Intel Quad Q9300, may not meet the power and space
constraints. The core can be modified to solve 4 4 complex SVD problems which are
required in 4  4 antenna constellation MIMO systems. When the sub-carriers of H are
22, the computation is streamed through the pipelined SVD processor.
While attaining optimal pipeline rate, the 2 2 SVD core possesses relatively high
hardware complexity. (55 CORDIC cores), while the non-pipelined processor in the Brent-
Luk-Van Loan (BLV) systolic array only uses four. The 22 pipeline SVD core has seven
CORDIC stages, while the non-pipelined processor in the BLV systolic array has eleven.
The latency L of the non-pipelined processor in the BLV systolic array is approximately
11*23 for 16-bit data (assuming that each CORDIC stage is 23 clock cycles latency). This
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implies the data rate of the processor is 1L which is substantially slower than pipeline SVD
core.
The Xilinx CORDIC cores used in the design provide a straightforward implementa-
tions of the CORDIC functions that are used in the SVD core. The disadvantage is that
the Xilinx CORDIC cores have to be generated for every type of Xilinx FPGA used. In
addition, each Xilinx CORDIC cores can only compute the specified function and hence
core, can not be used for computing different function when used serially.
A 4 4 SVD core based on the 2 2 SVD core is a natural extension. The proposed
architecture can be implemented using an embedded processor and custom FPGA hard-
ware. Embedded processor such as the Microblaze with FSL connections to the 44 SVD
pipeline hardware (Section 4.5) can be used to prototype the 44 SVD hardware.
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Appendix
This appendix shows the detailed Register Transfer Language (RTL) diagram of 22
SVD pipeline hardware.
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Figure 1: Pipeline SVD Architecture S.1
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Figure 2: Pipeline SVD Architecture S.2
68
Figure 3: Pipeline SVD Architecture U.1
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Figure 4: Pipeline SVD Architecture U.2
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Figure 5: Pipeline SVD Architecture V.2
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Figure 6: Pipeline SVD Architecture V.2

